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0 SiGe HBT technology is robust to TID radiation, as built 
0 However, TID tolerance does not ensure SEU tolerance 
0 Develop RHBD techniques for SiGe technology 
- identify candidate device and circuit-level RHBD approaches 
* Implement digital building blocks in IBM SiGe 8HP 
0 Experimentally evaluate effectiveness of RHBD approaches 
“Total Dose and SEU Tolerant SiGe HBT Devices I Circuits” 
SiGe Technolo 
3rd-Generation SiGe HBT Technology (200 GHz) - IBM 8HP 
- 0.12 um emitter width 
- reduced thermal cycle 
- in-situ polysilicon emitter 
- deep trench isolation slle~r 
- shallow trench isolation 
- no radiation hardening! 
- raised extrinsic base n’hfta Doptd Emitter 
shilllow Trench 
n’ WcdM 
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Proton Response 
Very Minimal Proton Damage in 8HP 
Benefit of Epi-base Structure + High Doping Levels 
Thus far, VERY encouraging results for TID in SiGe 
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5HP SEU Data 
0 Observed SEU Sensitivity in SiGe HBT Shift Registers 
0 Ill-V Circuit-level Hardening Schemes Not Effective (CSH) 
- low LET threshold + high saturated cross-section (bad news!) 
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Circuit-Level RHBD 
0 16-bit CML shift registers with identical clock-tree arch. 
SRs implemented with three types of D-flip flops (DFFs) 
-unhardened CML master-slave (MS) DFF (std. SR,baseline) 
-dual-interleaved MS DFF (DI SR) 
-gated-feedback cell (GFC) MS DFF (GFC SR) 
16-bit SR Std. MS DFF 
DATA Ground Gmuad 
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Circuit-Level RHBD 
DI DFF: limited transistor-level decoupling in storage cell 
GFC DFF: OR-gate logic correction and load diode clamps . DI SR and GFC SR featured rtai, = I mA & std. SR Itair = 0.5 mA 
Master Stage of GFC DFF Dl DFF 
To be presented by Paul W. Marshall at the 2006 Single Event Effects Symposium (SEESYM), 
April I O ,  2006 to April 12,2006 in Long Beach, CA. 4 
I Register-Level RHBD j\ I u 
DI TMR: triple module redundancy in DI SR 
0 DI TMR and GFC TMR featured ltai, = 0.5 mA 
Voting performed using parallel GFClunhardened voters 
GFC TMR: triple module redundancy in GFC SR 
Reduced deep-trench area a improved cross-section 
Trench area in CBE (RHBD) device reduced by 73% 
Baseline circuit features CBEBC devices 
A, = 0.12~0.52 ym2 (CBE) 
RHBD device 
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Experiment 
0 Heavy ion test was performed at TAMU Cyclotron 
15 MeV/amu Ne, Ar, Xe ions used at varying incidence 
0 BERT methods used in testing at data rates 250 Mbps 
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8HP RHBD SR Test Block Diagram 
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Cross-Section vs. LET 
0 Low pwr. DI SR with same 
Limiting aof 2.8,5.8,12 MeV-cm*/mg for DI TMR, 
as std. SR & 2x sensitive nodes, 
showed 2 . 5 ~  improvement in a,, (> expected by I .85x) 
1. 
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0 aincreased with data rate at all LETS except in DI TMR 
While TMR in DI SR improved asignificantly, it offered little 
improvement in GFC SR and adegraded with data rate 
* No saturation of awas noted at higher data rates 
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0 No signature of temporal multiple bit upsets in DI TMR 
Zero avg. error corresponds to limiting aobserved in 
GFC SR & TMR, and DI SR & TMR 
All circuits showed avg. error / event lower than std. SR 
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* LET thresholds were obtained from Weibull fit and LET,% 
e Lth improvement of 200x observed in DI SR and TMR over 
std. SR at 1 Gbps 
Topology, Power conslimption, and estimated Threshold LET for the circuits. I 
Summary 
RHBD techniques were developed for SiGe technology 
0 Circuit-level RHBD techniques: 
- minimization of local transistor-level cross-coupling 
- triple module redundancy 
0 Device-level RHBD technique: 
- reduction of DT enclosed sensitive volume 
- utilization of minimum feature-size devices 
* Digital building blocks were realized in IBM SiGe 8HP 
Digital blocks were tested for SEU response using heavy-ions 
Low pwr. DI SR showed 2 . 5 ~  improvement in a,, over std. SR 
e Limiting a observed for various RHBD enhanced SRs 
TMR in DI SR improved asignificantly 
* No temporal multiple bit upsets observed in DI TMR 
Significant improvement in L,h observed in RHBD SRs - YEAH! 
+ SEU Hardening Achievable in SiGe using RHBD Techniques! 
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